Formal verification of pipelined synthesized designs by exploiting intermediary RTLs


KİM Y., Tosun S., KOÇ H., KOPURİ S., MANSOURİ N.

International Journal of Modelling and Simulation, vol.25, no.3, pp.210-220, 2005 (Scopus) identifier