

Prof.Dr. SÜLEYMAN TOSUN

Kişisel Bilgiler

E-posta: stosun@hacettepe.edu.tr

Web: <http://web.cs.hacettepe.edu.tr/~stosun/>

Uluslararası Araştırmacı ID'leri

ORCID: 0000-0002-3708-2009

Yoksis Araştırmacı ID: 111096

Eğitim Bilgileri

Doktora, Syracuse University, Mühendislik Fakültesi, Bilgisayar Mühendisliği Bölümü, Amerika Birleşik Devletleri 2001 - 2005

Yüksek Lisans, Syracuse University, Mühendislik Fakültesi, Bilgisayar Mühendisliği Bölümü, Amerika Birleşik Devletleri 1999 - 2001

Lisans, Selçuk Üniversitesi, Mühendislik Fakültesi, Elektrik Elektronik Mühendisliği Bölümü, Türkiye 1993 - 1997

Yabancı Diller

İngilizce, C1 İleri

Yaptığı Tezler

Doktora, Reliability-centric system design for embedded systems, Syracuse University, Computer Engineering, 2005

Araştırma Alanları

Bilgisayar Bilimleri, Donanım, Mantıksal Tasarım , Mühendislik ve Teknoloji

Akademik Unvanlar / Görevler

Prof.Dr., Hacettepe Üniversitesi, Mühendislik Fakültesi, Bilgisayar Mühendisliği Bölümü, 2019 - Devam Ediyor

Yönetilen Tezler

TOSUN S., Arıza kaldırabilir yonga-üstü-ağlar için topoloji oluşturma, uygulama eşleme ve yönlendirme algoritmalarının tasarlanması, Yüksek Lisans, V.BABAEI(Öğrenci), 2015

TOSUN S., Hareketli kameralarda hareketli nesnelerin tespiti ve sınıflandırılması, Yüksek Lisans, Ö.MERCANOĞLU(Öğrenci), 2015

TOSUN S., Örgü topoloji temelli yonga-üstü-ağlarda enerji tüketimini azaltacak uygulama eşleme tekniklerinin oluşturulması, Yüksek Lisans, M.ÖZEN(Öğrenci), 2011

TOSUN S., Evrensel aydınlatmada kullanılan foton haritalama yönteminin paralelleştirilmesi, Yüksek Lisans,

SCI, SSCI ve AHCI İndekslerine Giren Dergilerde Yayınlanan Makaleler

- I. **Energy-aware application mapping methods for mesh-based hybrid wireless network-on-chips**
ÇAKIN A., DİLEK S., TOSUN S.
Journal of Supercomputing, 2024 (SCI-Expanded)
- II. **Integer linear programming-based optimization methodology for reliability and energy-aware high-level synthesis**
DİLEK S., TOSUN S.
Microelectronics Reliability, cilt.139, 2022 (SCI-Expanded)
- III. **Computation Power and Energy Optimized Task Allocation in Internet of Things**
Kazancı I., ÖZDEMİR S., TOSUN S.
IEEE Transactions on Network and Service Management, cilt.19, sa.4, ss.4424-4433, 2022 (SCI-Expanded)
- IV. **A survey on computation offloading and service placement in fog computing-based IoT**
Gasmi K., DİLEK S., TOSUN S., Ozdemir S.
JOURNAL OF SUPERCOMPUTING, cilt.78, sa.2, ss.1983-2014, 2022 (SCI-Expanded)
- V. **A High-Level Synthesis Methodology for Energy and Reliability-Oriented Designs**
Dilek S., Smri R., Tosun S., Dal D.
IEEE Transactions On Computers, cilt.71, sa.1, ss.161-174, 2022 (SCI-Expanded)
- VI. **HAFTA: Highly adaptive fault-tolerant routing algorithm for two-dimensional network-on-chips**
Ipek A., TOSUN S., Ozdemir S.
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, cilt.33, sa.21, 2021 (SCI-Expanded)
- VII. **ILP formulation and heuristic method for energy-aware application mapping on 3D-NoCs**
Nalci Y., Kullu P., TOSUN S., ÖZTÜRK Ö.
JOURNAL OF SUPERCOMPUTING, cilt.77, sa.3, ss.2667-2680, 2021 (SCI-Expanded)
- VIII. **Library Characterization of Arithmetic Circuits for Reliability-Aware Designs in SRAM-Based FPGAs**
Gokalan A., TOSUN S., DAL D.
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, cilt.36, sa.6, ss.743-756, 2020 (SCI-Expanded)
- IX. **Mapping application-specific topology to mesh topology with reconfigurable switches**
Kullu P., AR Y., TOSUN S., ÖZDEMİR S.
IET COMPUTERS AND DIGITAL TECHNIQUES, cilt.14, sa.1, ss.9-16, 2020 (SCI-Expanded)
- X. **Genetic Algorithm-based Reliability Optimization for High-Level Synthesis**
TOSUN S., Yaran T. T. G.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, cilt.28, sa.3, 2019 (SCI-Expanded)
- XI. **Energy-aware and fault-tolerant custom topology design method for network-on-chips**
Kullu P., TOSUN S.
NANO COMMUNICATION NETWORKS, cilt.19, ss.54-66, 2019 (SCI-Expanded)
- XII. **Energy-aware partitioning of fault-tolerant irregular topologies for 3D network-on-chips**
TOSUN S., Ajabshir V. B.
JOURNAL OF SUPERCOMPUTING, cilt.74, sa.9, ss.4842-4863, 2018 (SCI-Expanded)
- XIII. **Evolutionary task allocation in Internet of Things-based application domains**
Khalil E. A., Ozdemir S., TOSUN S.
FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, cilt.86, ss.121-133, 2018 (SCI-Expanded)
- XIV. **Fault-Tolerant Topology Generation Method for Application-Specific Network-on-Chips**
TOSUN S., Ajabshir V. B., Mercanoglu O., OZTURK O.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, cilt.34, sa.9, ss.1495-1508, 2015 (SCI-Expanded)
- XV. **Energy reduction in 3D NoCs through communication optimization**

- Ozturk O., AKTURK I., KADAYIF İ., Tosun S.
COMPUTING, cilt.97, sa.6, ss.593-609, 2015 (SCI-Expanded)
- XVI. **Application mapping algorithms for mesh-based network-on-chip architectures**
TOSUN S., Ozturk O., Ozkan E., Ozen M.
JOURNAL OF SUPERCOMPUTING, cilt.71, sa.3, ss.995-1017, 2015 (SCI-Expanded)
- XVII. **Energy- and reliability-aware task scheduling onto heterogeneous MPSoC architectures**
Tosun S.
JOURNAL OF SUPERCOMPUTING, cilt.62, sa.1, ss.265-289, 2012 (SCI-Expanded)
- XVIII. **Application-specific topology generation algorithms for network-on-chip design**
Tosun S., Ar Y., Ozdemir S.
IET COMPUTERS AND DIGITAL TECHNIQUES, cilt.6, sa.5, ss.318-333, 2012 (SCI-Expanded)
- XIX. **Cluster-based application mapping method for Network-on-Chip**
Tosun S.
ADVANCES IN ENGINEERING SOFTWARE, cilt.42, sa.10, ss.868-874, 2011 (SCI-Expanded)
- XX. **New heuristic algorithms for energy aware application mapping and routing on mesh-based NoCs**
Tosun S.
JOURNAL OF SYSTEMS ARCHITECTURE, cilt.57, sa.1, ss.69-78, 2011 (SCI-Expanded)
- XXI. **FIT: Fast Irregular Topology generation algorithm for application specific NoCs**
Tosun S.
IEICE ELECTRONICS EXPRESS, cilt.7, sa.15, ss.1132-1138, 2010 (SCI-Expanded)
- XXII. **Diagnosis of heart disease using artificial immune recognition system and fuzzy weighted pre-processing**
POLAT K., GÜNEŞ S., Tosun S.
PATTERN RECOGNITION, cilt.39, sa.11, ss.2186-2193, 2006 (SCI-Expanded)

Diğer Dergilerde Yayınlanan Makaleler

- I. **Im Improving Memory proving Space Utilization in Multi coreEmbedded Systems using Task Recomputation**
KOÇ H., TOSUN S., ÖZTÜRK Ö., KANDEMİR M. T.
International Journal of Computer Science and Network (IJCSN), cilt.1, ss.27-35, 2012 (Hakemli Dergi)
- II. **Hilbert Curve Based Bucket Ordering for Global Illumination**
YAVUZ Y., TUĞRUL B., TOSUN S.
Journal of Computing, cilt.2, ss.6-13, 2010 (Hakemli Dergi)
- III. **Formal verification of pipelined synthesized designs by exploiting intermediary RTLs**
KİM Y., Tosun S., KOÇ H., KOPURİ S., MANSOURİ N.
International Journal of Modelling and Simulation, cilt.25, sa.3, ss.210-220, 2005 (Scopus)

Kitap & Kitap Bölümleri

- I. **Enabling Network Security in HPC Systems Using Heterogeneous CMPs**
ÖZTÜRK Ö., TOSUN S.
High Performance Computing on Complex Environments, Emmanuel Jeannot, Julius Zilinskas, Editör, John Wiley and Sons, ss.383-400, 2014
- II. **Taking Advantage of Heterogeneous Platforms in Image and Video Processing**
MAHMOUDİ S. A., OZKAN E., MANNEBACK P., TOSUN S.
High Performance Computing on Complex Environments, Emmanuel Jeannot, Julius Zilinskas, Editör, John Wiley and Sons, ss.429-450, 2014

Hakemli Kongre / Sempozyum Bildiri Kitaplarında Yer Alan Yayınlar

- I. **Towards QoS-Aware Resource Allocation in Fog Computing: A Theoretical Model**
DİLEK S., Oracevic A., TOSUN S., ÖZDEMİR S.
2022 International Symposium on Networks, Computers and Communications, ISNCC 2022, Shenzhen, Çin, 19 - 21 Temmuz 2022
- II. **Q-Learning-based Routing Algorithm for 3D Network-on-Chips**
Bolucu N., TOSUN S.
24th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), ELECTRONIC NETWORK, 7 - 09 Nisan 2021, ss.33-36
- III. **Number Analysis and Operator Detection in Telecommunication Systems**
Berk M., Aycicek O., Ay I., Gonenc S., TOSUN S.
International Symposium on Networks, Computers and Communications (ISNCC), İstanbul, Türkiye, 18 - 20 Haziran 2019
- IV. **A Distant Augmented Reality System for Cultural Heritage Sites using Drones**
ÜNAL M., BOSTANCI G. E., SERTALP E., TOSUN S.
3rd Global Summit and Expo on Multimedia and Artificial Intelligence, 20 - 21 Temmuz 2017
- V. **Energy-Aware Application-Specific Topology Generation for 3D Network-on-Chips**
BANZİNMEHR A., TOSUN S.
2017 20TH IEEE INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUIT SYSTEMS (DDECS), Dresden, Almanya, 19 - 21 Nisan 2017, ss.84-87
- VI. **Improving Combinational Circuit Resilience against Soft Errors via Selective Resource Allocation**
YARAN T., TOSUN S.
2017 20TH IEEE INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUIT SYSTEMS (DDECS), Dresden, Almanya, 19 - 21 Nisan 2017, ss.12-15
- VII. **FPGA implementation of a fault-tolerant application-specific NoC design**
Yesil S., TOSUN S., Ozturk O.
11th IEEE International Conference on Design and Technology of Integrated Systems in Nanoscale Era, DTIS 2016, İstanbul, Türkiye, 12 - 14 Nisan 2016
- VIII. **Moving object detection by a mounted moving camera**
Sincan O. M., Ajabshir V. B., Keles H., TOSUN S.
International Conference on Computer as a Tool, IEEE EUROCON 2015, Salamanca, İspanya, 8 - 11 Eylül 2015
- IX. **Moving Object Detection by a Mounted Moving Camera**
Sincan O. M., Ajabshir V. B., Keles H., TOSUN S.
International Conference on Computer as a Tool (EUROCON), IEEE, Salamanca, Meksika, 8 - 11 Eylül 2015, ss.334-339
- X. **Fault-Tolerant Irregular Topology Design Method for Network-on-Chips**
Tosun S., Ajabshir V. B., Mercanoglu O., Ozturk O.
17th Euromicro Conference on Digital System Design (DSD), Verona, İtalya, 27 - 29 Ağustos 2014, ss.631-634
- XI. **Fault-Tolerant Routing for Irregular-Topology-based Network-on-Chips**
Ajabshir V. B., TOSUN S.
International Symposium on Computing and Networking CANDAR, Shizuoka, Japonya, 10 - 12 Aralık 2014, ss.123-129
- XII. **Power-aware topology generation for application specific NoC design**
Tosun S., Ar Y., Ozdemir S.
2012 6th International Conference on Application of Information and Communication Technologies, AICT 2012, Tbilisi, Gürcistan, 17 - 19 Ekim 2012
- XIII. **Genetic algorithm based NoC design with voltage/frequency islands**
Ozen M., Tosun S.
2011 5th International Conference on Application of Information and Communication Technologies, AICT 2011, Baku, Azerbaycan, 12 - 14 Ekim 2011

- XIV. **TopGen: A new algorithm for automatic topology generation for network on chip architectures to reduce power consumption**
Ar Y., Tosun S., Kaplan H.
2009 International Conference on Application of Information and Communication Technologies, AICT 2009, Baku, Azerbaycan, 14 - 16 Ekim 2009
- XV. **An ILP formulation for application mapping onto Network-on-Chips**
Tosun S., Ozturk O., Ozen M.
2009 International Conference on Application of Information and Communication Technologies, AICT 2009, Baku, Azerbaycan, 14 - 16 Ekim 2009
- XVI. **Parallelization of render engine for global illumination of graphics scenes**
Yavuz Y., Tosun S.
2009 International Conference on Application of Information and Communication Technologies, AICT 2009, Baku, Azerbaycan, 14 - 16 Ekim 2009
- XVII. **Foton Haritalama Algoritmasının Evrensel Aydınlatma Amaçlı ParallelestirilmesiParallelization of Photon Mapping Algorithm for Global Illumination**
YAVUZ Y., TOSUN S.
The National Symposium on Electrical-Electronics and Computer Engineering, ELECO 2008, Türkiye, 26 - 30 Kasım 2008
- XVIII. **Yonga Üstü Heterojen Çok işlemciler için Enerji Verimli s Parçacığı EslemesiTask Scheduling On Heterogeneous Chip Multiprocessors for Reducing Energy**
TOSUN S., YAVUZ Y.
The National Symposium on Electrical-Electronics and Computer Engineering, ELECO 2008, Türkiye, 26 - 30 Kasım 2008
- XIX. **Multi-level on-chip memory hierarchy design for embedded chip multiprocessors**
OZTURK O., KANDEMİR M., Irwin M. J., Tosun S.
12th International Conference on Parallel and Distributed Systems, ICPADS 2006, Minneapolis, MN, Amerika Birleşik Devletleri, 12 - 15 Temmuz 2006, cilt.1, ss.383-390
- XX. **An ILP Formulation for Task Scheduling on Heterogeneous Chip Multiprocessors**
TOSUN S., MANSOURİ N., KANDEMİR M., ÖZTÜRK Ö.
Computer and Information Sciences – ISCIS 2006, 1 - 03 Kasım 2006, cilt.4263, ss.267-276
- XXI. **Reducing memory requirements through task recomputation in embedded multi-CPU systems**
KOÇ H., Tosun S., OZTURK O., KANDEMİR M.
IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures 2006, Karlsruhe, Almanya, 2 - 03 Mart 2006, cilt.2006, ss.448-449
- XXII. **A Novel Essential Prime Implicant Identification Method for Exact Direct Cover Logic Minimization**
KAHRAMANLI Ş., TOSUN S.
International Conference on Computer Design & Conference on Computing in Nanotechnology, CDES 2006, 26 - 29 Haziran 2006
- XXIII. **Using Task Recomputation During Application Mapping in Parallel Embedded Architectures**
TOSUN S., KANDEMİR M., KOÇ H.
International Conference on Computer Design & Conference on Computing in Nanotechnology, CDES 2006, 26 - 29 Haziran 2006
- XXIV. **An ILP based approach to address code generation for digital signal processors**
ÖZTÜRK Ö., KANDEMİR M., TOSUN S.
Proceedings of the 16th ACM Great Lakes symposium on VLSI - GLSVLSI '06, Philadelphia, PA, USA, 30 Nisan - 01 Mayıs 2006
- XXV. **Reliability-conscious process scheduling under performance constraints in FPGA-based embedded systems**
CHEN G., KANDEMİR M., Tosun S., Sezer U.
19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005, Denver, CO, Amerika Birleşik Devletleri, 4 - 08 Nisan 2005, cilt.2005

- XXVI. **On Chip Memory Management for Embedded MpSoC Architectures Based on Data Compression**
ÖZTÜRK Ö., KANDEMİR M., IRWIN M. J., TOSUN S.
2005 Joint 30th International Conference on Infrared and Millimeter Waves and 13th International Conference on Terahertz Electronics, Herndon, VA, USA, 19 - 23 Eylül 2005
- XXVII. **Constraint based Code mapping for heterogeneous Chip multiprocessors**
TOSUN S., MANSOURİ N., KANDEMİR M., ÖZTÜRK Ö.
2005 Joint 30th International Conference on Infrared and Millimeter Waves and 13th International Conference on Terahertz Electronics, Herndon, VA, USA, 19 - 23 Eylül 2005
- XXVIII. **An ILP formulation for reliability-oriented high-level synthesis**
Tosun S., OZTURK O., MANSOURİ N., ARVAS E., KANDEMİR M., XIE Y., HUNG W.
6th International Symposium on Quality Electronic Design, San-Jose, Kostarika, 21 - 23 Mart 2005, ss.364-369
- XXIX. **Reliability-centric hardware/software co-design**
Tosun S., Mansouni N., ARVAS E., KANDEMİR M., XIE Y., HUNG W.
6th International Symposium on Quality Electronic Design, San-Jose, Kostarika, 21 - 23 Mart 2005, ss.375-380
- XXX. **Reliability-centric high-level synthesis**
Tosun S., MANSOURİ N., ARVAS E., KANDEMİR M., XIE Y.
Design, Automation and Test in Europe Conference and Exhibition (DATE 05), Munich, Almanya, 7 - 11 Mart 2005, ss.1258-1263
- XXXI. **Deriving Intermediary RTLs for Verification of Pipelined Synthesized Designs**
TOSUN S., KOÇ H., MANSOURİ N.
International Conference on VLSI (VLSI'03), 23 - 26 Temmuz 2003

Desteklenen Projeler

- TOSUN S., Barzinmehr A., Yükseköğretim Kurumları Destekli Proje, 3D Yonga üstü Ağlar için Enerji Farkındalıklı Uygulamaya Özgü Topoloji Oluşturma, 2017 - 2017
- TOSUN S., ÖZTÜRK Ö., YEŞİL Ş., Yükseköğretim Kurumları Destekli Proje, Hata Kaldırabilen Uygulamaya Özgü NoC Tasarımının FPGA Gerçekleştirimi, 2016 - 2016
- TOSUN S., Sanayi Tezleri Projesi, Algılayıcı Ağı ve Kamera Temelli Hibrid Kritik Alan İzleme Sistemi Geliştirilmesi, 2013 - 2016
- TOSUN S., TÜBİTAK Projesi, Fault Tolerant Network on Chip Architecture Design, 2013 - 2014
- TOSUN S., TÜBİTAK Projesi, Energy Efficient Application Mapping onto NoCs with Different Topologies, 2009 - 2012

Metrikler

- Yayın: 59
Atıf (WoS): 324
Atıf (Scopus): 453
H-İndeks (WoS): 12
H-İndeks (Scopus): 12